Project

General

Profile

Download (1.72 KB) Statistics
| Branch: | Tag: | Revision:
1 d93979b7 Arnaud Dieumegard
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3
4
-- This file is part of VESTs (Vhdl tESTs).
5
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_01_tb_01_03.vhd,v 1.3 2001-10-26 16:29:33 paw Exp $
23
-- $Revision: 1.3 $
24
--
25
-- ---------------------------------------------------------------------
26
27
entity shift_adder is
28
  port ( addend : in integer;  augend : in integer;
29
  sum : out integer;
30
  add_control : in bit );
31
end entity shift_adder;
32
33
architecture behavior of shift_adder is
34
begin
35
end architecture behavior;
36
37
------------------------------------------------------------------------
38
39
entity reg is
40
  port ( d : in integer;  q : out integer;
41
  en : in bit;  reset : in bit );
42
end entity reg;
43
44
architecture behavior of reg is
45
begin
46
end architecture behavior;
47
48
------------------------------------------------------------------------
49
50
entity shift_reg is
51
  port ( d : in integer;  q : out bit;
52
  load : in bit;  clk : in bit );
53
end entity shift_reg;
54
55
architecture behavior of shift_reg is
56
begin
57
end architecture behavior;