Project

General

Profile

Download (1.16 KB) Statistics
| Branch: | Tag: | Revision:
1 d93979b7 Arnaud Dieumegard
WARN: SCM provider autodetection failed. No SCM provider claims to support this project. Please use sonar.scm.provider to define SCM of your project.
2
ERROR: Unable to parse source file : /home/adieumeg/Documents/Projects/Valencia/workspaces/vhdl_examples/forth-cpu/tb.vhd
3
ERROR: Parse error at line 160 column 30:
4
5
150:   RamCS    =>  RamCS,
6
151:   MemOE    =>  MemOE,
7
152:   MemWR    =>  MemWR,
8
153:   MemAdv   =>  MemAdv,
9
154:   MemWait  =>  MemWait,
10
155:   FlashCS  =>  FlashCS,
11
156:   FlashRp  =>  FlashRp,
12
157:   MemAdr   =>  MemAdr,
13
158:   MemDB    =>  MemDB);
14
159: 
15
160:  uut_util: work.util.util_tb generic map(clock_frequency => clock_frequency);
16
                                  ^
17
161:  uut_vga:  work.vga_pkg.vt100_tb generic map(clock_frequency => clock_frequency);
18
162: 
19
163:  -- The "io_pins_tb" works correctly, however GHDL 0.29, compiled under
20
164:  -- Windows, cannot fails to simulate this component correctly, and it
21
165:  -- crashes. This does not affect the Linux build of GHDL. It has
22
166:  -- something to do with 'Z' values for std_ulogic types.
23
167:  --
24
168: 
25
169:  uut_io_pins: work.util.io_pins_tb      generic map(clock_frequency => clock_frequency);
26
170: