1
|
-- This file has been generated by cocoSim
|
2
|
|
3
|
|
4
|
-- System nodes
|
5
|
node trigger_test_TriggeredSubsystem9 (In1_1_1 : real; In1_1_2 : real; In1_1_3 : real; trigger_test_TriggeredSubsystem9_Trigger_1_1: bool; trigger_test_TriggeredSubsystem9_Trigger_pre_1_1: bool)
|
6
|
returns (Out1_1_1 : real; Out1_1_2 : real; Out1_1_3 : real);
|
7
|
var
|
8
|
Trigger_1_1 : real;
|
9
|
Add_1_1 : real; Add_1_2 : real; Add_1_3 : real;
|
10
|
let
|
11
|
Trigger_1_1 = if trigger_test_TriggeredSubsystem9_Trigger_pre_1_1 and not(trigger_test_TriggeredSubsystem9_Trigger_1_1) then -1.0 else 1.0;
|
12
|
Add_1_1 = Trigger_1_1 + In1_1_1;
|
13
|
Add_1_2 = Trigger_1_1 + In1_1_2;
|
14
|
Add_1_3 = Trigger_1_1 + In1_1_3;
|
15
|
Out1_1_1 = Add_1_1;
|
16
|
Out1_1_2 = Add_1_2;
|
17
|
Out1_1_3 = Add_1_3;
|
18
|
tel
|
19
|
|
20
|
node trigger_test_TriggeredSubsystem8 (In1_1_1 : real)
|
21
|
returns (Out1_1_1 : real);
|
22
|
let
|
23
|
Out1_1_1 = In1_1_1;
|
24
|
tel
|
25
|
|
26
|
node trigger_test_TriggeredSubsystem7 (In1_1_1 : real)
|
27
|
returns (Out1_1_1 : real);
|
28
|
let
|
29
|
Out1_1_1 = In1_1_1;
|
30
|
tel
|
31
|
|
32
|
node trigger_test_TriggeredSubsystem6 (In1_1_1 : real)
|
33
|
returns (Out1_1_1 : real);
|
34
|
let
|
35
|
Out1_1_1 = In1_1_1;
|
36
|
tel
|
37
|
|
38
|
node trigger_test_TriggeredSubsystem5 (In1_1_1 : real; trigger_test_TriggeredSubsystem5_Trigger_1_1: int; trigger_test_TriggeredSubsystem5_Trigger_pre_1_1: int)
|
39
|
returns (Out1_1_1 : real);
|
40
|
var
|
41
|
Trigger_1_1 : real;
|
42
|
Add_1_1 : real;
|
43
|
let
|
44
|
Trigger_1_1 = if trigger_test_TriggeredSubsystem5_Trigger_pre_1_1 > trigger_test_TriggeredSubsystem5_Trigger_1_1 then -1.0 else 1.0;
|
45
|
Add_1_1 = Trigger_1_1 + In1_1_1;
|
46
|
Out1_1_1 = Add_1_1;
|
47
|
tel
|
48
|
|
49
|
node trigger_test_TriggeredSubsystem4 (In1_1_1 : real)
|
50
|
returns (Out1_1_1 : real);
|
51
|
let
|
52
|
Out1_1_1 = In1_1_1;
|
53
|
tel
|
54
|
|
55
|
node trigger_test_TriggeredSubsystem3 (In1_1_1 : real)
|
56
|
returns (Out1_1_1 : real);
|
57
|
let
|
58
|
Out1_1_1 = In1_1_1;
|
59
|
tel
|
60
|
|
61
|
node trigger_test_TriggeredSubsystem2 (In1_1_1 : real; trigger_test_TriggeredSubsystem2_Trigger_1_1: bool; trigger_test_TriggeredSubsystem2_Trigger_pre_1_1: bool)
|
62
|
returns (Out1_1_1 : real);
|
63
|
var
|
64
|
Trigger_1_1 : real;
|
65
|
Add_1_1 : real;
|
66
|
let
|
67
|
Trigger_1_1 = if trigger_test_TriggeredSubsystem2_Trigger_pre_1_1 and not(trigger_test_TriggeredSubsystem2_Trigger_1_1) then -1.0 else 1.0;
|
68
|
Add_1_1 = Trigger_1_1 + In1_1_1;
|
69
|
Out1_1_1 = Add_1_1;
|
70
|
tel
|
71
|
|
72
|
node trigger_test_TriggeredSubsystem1 (In2_1_1 : real)
|
73
|
returns (Out2_1_1 : real);
|
74
|
var
|
75
|
Trigger_1_1 : real;
|
76
|
Add_1_1 : real;
|
77
|
let
|
78
|
Trigger_1_1 = -1.0;
|
79
|
Add_1_1 = Trigger_1_1 + In2_1_1;
|
80
|
Out2_1_1 = Add_1_1;
|
81
|
tel
|
82
|
|
83
|
node trigger_test_TriggeredSubsystem (In1_1_1 : real)
|
84
|
returns (Out1_1_1 : bool);
|
85
|
var
|
86
|
Trigger_1_1 : real;
|
87
|
LogicalOperator_1_1 : bool;
|
88
|
let
|
89
|
Trigger_1_1 = 1.0;
|
90
|
LogicalOperator_1_1 = (Trigger_1_1 != 0.0) and (In1_1_1 != 0.0);
|
91
|
Out1_1_1 = LogicalOperator_1_1;
|
92
|
tel
|
93
|
|
94
|
node trigger_test (In1_1_1 : real; In2_1_1 : bool; In3_1_1 : real; In4_1_1 : int; In5_1_1 : real; In6_1_1 : real; In7_1_1 : real; In7_1_2 : real; In7_1_3 : real; In8_1_1 : bool)
|
95
|
returns (Out1_1_1 : bool;
|
96
|
Out2_2_1 : real;
|
97
|
Out3_3_1 : real;
|
98
|
Out4_4_1 : real;
|
99
|
Out5_5_1 : real;
|
100
|
Out6_6_1 : real;
|
101
|
Out7_7_1 : real;
|
102
|
Out8_8_1 : real;
|
103
|
Out9_9_1 : real;
|
104
|
Out10_10_1 : real; Out10_10_2 : real; Out10_10_3 : real);
|
105
|
var
|
106
|
TriggeredSubsystem_1_1 : bool;
|
107
|
TriggeredSubsystem1_1_1 : real;
|
108
|
TriggeredSubsystem2_1_1 : real;
|
109
|
TriggeredSubsystem3_1_1 : real;
|
110
|
TriggeredSubsystem4_1_1 : real;
|
111
|
TriggeredSubsystem5_1_1 : real;
|
112
|
TriggeredSubsystem6_1_1 : real;
|
113
|
TriggeredSubsystem7_1_1 : real;
|
114
|
TriggeredSubsystem8_1_1 : real;
|
115
|
TriggeredSubsystem9_1_1 : real; TriggeredSubsystem9_1_2 : real; TriggeredSubsystem9_1_3 : real;
|
116
|
i_virtual_local : real;
|
117
|
TriggeredSubsystemIn2_1_1_cond_str_trigger: bool;
|
118
|
TriggeredSubsystem1In2_1_1_cond_str_trigger: bool;
|
119
|
TriggeredSubsystem2In2_1_1_cond_str_trigger: bool;
|
120
|
TriggeredSubsystem2pre_In2_1_1: bool;
|
121
|
TriggeredSubsystem3In4_1_1_cond_str_trigger: bool;
|
122
|
TriggeredSubsystem4In4_1_1_cond_str_trigger: bool;
|
123
|
TriggeredSubsystem5In4_1_1_cond_str_trigger: bool;
|
124
|
TriggeredSubsystem5pre_In4_1_1: int;
|
125
|
TriggeredSubsystem6In6_1_1_cond_str_trigger: bool;
|
126
|
TriggeredSubsystem7In6_1_1_cond_str_trigger: bool;
|
127
|
TriggeredSubsystem8In6_1_1_cond_str_trigger: bool;
|
128
|
TriggeredSubsystem9In8_1_1_cond_str_trigger: bool;
|
129
|
TriggeredSubsystem9pre_In8_1_1: bool;
|
130
|
let
|
131
|
TriggeredSubsystemIn2_1_1_cond_str_trigger = false -> (not(pre In2_1_1) and In2_1_1);
|
132
|
TriggeredSubsystem_1_1 = if (TriggeredSubsystemIn2_1_1_cond_str_trigger) then trigger_test_TriggeredSubsystem(In1_1_1) else pre TriggeredSubsystem_1_1;
|
133
|
TriggeredSubsystem1In2_1_1_cond_str_trigger = false -> (pre(In2_1_1) and not(In2_1_1));
|
134
|
TriggeredSubsystem1_1_1 = if (TriggeredSubsystem1In2_1_1_cond_str_trigger) then trigger_test_TriggeredSubsystem1(In1_1_1) else pre TriggeredSubsystem1_1_1;
|
135
|
TriggeredSubsystem2In2_1_1_cond_str_trigger = false -> (not(pre(In2_1_1) = In2_1_1));
|
136
|
TriggeredSubsystem2pre_In2_1_1 = pre(In2_1_1);
|
137
|
TriggeredSubsystem2_1_1 = if (TriggeredSubsystem2In2_1_1_cond_str_trigger) then trigger_test_TriggeredSubsystem2(In1_1_1, In2_1_1, TriggeredSubsystem2pre_In2_1_1) else pre TriggeredSubsystem2_1_1;
|
138
|
TriggeredSubsystem3In4_1_1_cond_str_trigger = false -> (pre(In4_1_1) <= 0 and In4_1_1 > 0);
|
139
|
TriggeredSubsystem3_1_1 = if (TriggeredSubsystem3In4_1_1_cond_str_trigger) then trigger_test_TriggeredSubsystem3(In3_1_1) else pre TriggeredSubsystem3_1_1;
|
140
|
TriggeredSubsystem4In4_1_1_cond_str_trigger = false -> (pre(In4_1_1) > 0 and In4_1_1 <= 0);
|
141
|
TriggeredSubsystem4_1_1 = if (TriggeredSubsystem4In4_1_1_cond_str_trigger) then trigger_test_TriggeredSubsystem4(In3_1_1) else pre TriggeredSubsystem4_1_1;
|
142
|
TriggeredSubsystem5In4_1_1_cond_str_trigger = false -> ((pre(In4_1_1) > 0 and In4_1_1 <= 0) or (pre(In4_1_1) <= 0 and In4_1_1 > 0));
|
143
|
TriggeredSubsystem5pre_In4_1_1 = pre(In4_1_1);
|
144
|
TriggeredSubsystem5_1_1 = if (TriggeredSubsystem5In4_1_1_cond_str_trigger) then trigger_test_TriggeredSubsystem5(In3_1_1, In4_1_1, TriggeredSubsystem5pre_In4_1_1) else pre TriggeredSubsystem5_1_1;
|
145
|
TriggeredSubsystem6In6_1_1_cond_str_trigger = false -> (pre(In6_1_1) <= 0.0 and In6_1_1 > 0.0);
|
146
|
TriggeredSubsystem6_1_1 = if (TriggeredSubsystem6In6_1_1_cond_str_trigger) then trigger_test_TriggeredSubsystem6(In5_1_1) else pre TriggeredSubsystem6_1_1;
|
147
|
TriggeredSubsystem7In6_1_1_cond_str_trigger = false -> (pre(In6_1_1) > 0.0 and In6_1_1 <= 0.0);
|
148
|
TriggeredSubsystem7_1_1 = if (TriggeredSubsystem7In6_1_1_cond_str_trigger) then trigger_test_TriggeredSubsystem7(In5_1_1) else pre TriggeredSubsystem7_1_1;
|
149
|
TriggeredSubsystem8In6_1_1_cond_str_trigger = false -> ((pre(In6_1_1) > 0.0 and In6_1_1 <= 0.0) or (pre(In6_1_1) <= 0.0 and In6_1_1 > 0.0));
|
150
|
TriggeredSubsystem8_1_1 = if (TriggeredSubsystem8In6_1_1_cond_str_trigger) then trigger_test_TriggeredSubsystem8(In5_1_1) else pre TriggeredSubsystem8_1_1;
|
151
|
TriggeredSubsystem9In8_1_1_cond_str_trigger = false -> (not(pre(In8_1_1) = In8_1_1));
|
152
|
TriggeredSubsystem9pre_In8_1_1 = pre(In8_1_1);
|
153
|
(TriggeredSubsystem9_1_1, TriggeredSubsystem9_1_2, TriggeredSubsystem9_1_3) = if (TriggeredSubsystem9In8_1_1_cond_str_trigger) then trigger_test_TriggeredSubsystem9(In7_1_1, In7_1_2, In7_1_3, In8_1_1, TriggeredSubsystem9pre_In8_1_1) else (pre TriggeredSubsystem9_1_1, pre TriggeredSubsystem9_1_2, pre TriggeredSubsystem9_1_3);
|
154
|
Out1_1_1 = TriggeredSubsystem_1_1;
|
155
|
Out2_2_1 = TriggeredSubsystem1_1_1;
|
156
|
Out3_3_1 = TriggeredSubsystem2_1_1;
|
157
|
Out4_4_1 = TriggeredSubsystem3_1_1;
|
158
|
Out5_5_1 = TriggeredSubsystem4_1_1;
|
159
|
Out6_6_1 = TriggeredSubsystem5_1_1;
|
160
|
Out7_7_1 = TriggeredSubsystem6_1_1;
|
161
|
Out8_8_1 = TriggeredSubsystem7_1_1;
|
162
|
Out9_9_1 = TriggeredSubsystem8_1_1;
|
163
|
Out10_10_1 = TriggeredSubsystem9_1_1;
|
164
|
Out10_10_2 = TriggeredSubsystem9_1_2;
|
165
|
Out10_10_3 = TriggeredSubsystem9_1_3;
|
166
|
i_virtual_local= 0.0 -> 1.0;
|
167
|
tel
|
168
|
|