Project

General

Profile

Download (2.06 KB) Statistics
| Branch: | Tag: | Revision:
1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_20_fg_20_11.vhd,v 1.2 2001-10-26 16:29:36 paw Exp $
23
-- $Revision: 1.2 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
entity fg_20_11 is
28
end entity fg_20_11;
29

    
30

    
31
architecture test of fg_20_11 is
32
begin
33

    
34
-- code from book
35

    
36
  process is
37

    
38
            procedure add_with_overflow ( a, b : in integer;
39
                                          sum : out integer;
40
                                          overflow : out boolean ) is -- . . .
41

    
42
    -- not in book
43
  begin
44
  end;
45
  -- end not in book
46

    
47
  procedure add_with_overflow ( a, b : in bit_vector;
48
                                sum : out bit_vector;
49
                                overflow : out boolean ) is -- . . .
50

    
51
    -- not in book
52
  begin
53
  end;
54
  -- end not in book
55

    
56
  attribute built_in : string;
57

    
58
  attribute built_in of
59
    add_with_overflow [ integer, integer,
60
                        integer, boolean ] : procedure is "int_add_overflow";
61

    
62
  attribute built_in of
63
    add_with_overflow [ bit_vector, bit_vector,
64
                        bit_vector, boolean ] : procedure is "bit_vector_add_overflow";
65

    
66
  begin
67
    -- . . .
68
    -- not in book
69
    wait;
70
    -- end not in book
71
  end process;
72

    
73
-- end code from book
74

    
75
end architecture test;
(493-493/510)