Project

General

Profile

Download (1019 Bytes) Statistics
| Branch: | Tag: | Revision:
1
ERROR: Unable to parse source file : /home/adieumeg/Documents/Repositories/lustrec-tests/vhdl_json/vhdl_files/ghdl/ghdl/testsuite/vests/vhdl-93/ashenden/compliant/ch_16_fg_16_15.vhd
2
ERROR: Parse error at line 45 column 18:
3

    
4
35: 
5
36:   component subcircuit is
6
37:                          port ( a, b : in bit;  y1, y2 : out bit );
7
38:   end component subcircuit;
8
39: 
9
40:   signal delayed_in1, delayed_in2, delayed_in3 : bit;
10
41:   signal undelayed_out1, undelayed_out2 : bit;
11
42: 
12
43: begin
13
44: 
14
45:   input_delays : block is
15
                     ^
16
46:   begin
17
47:     delayed_in1 <= in1 after inpad_delay;
18
48:     delayed_in2 <= in2 after inpad_delay;
19
49:     delayed_in3 <= in3 after inpad_delay;
20
50:   end block input_delays;
21
51: 
22
52:   functionality : block is
23
53:                           signal intermediate : bit;
24
54:   begin
25
55:     cell1 : component subcircuit
26

    
27
WARN: Missing blame information for the following files:
28
WARN:   * ch_16_fg_16_15.vhd
29
WARN: This may lead to missing/broken features in SonarQube
(332-332/510)