Project

General

Profile

Download (1.12 KB) Statistics
| Branch: | Tag: | Revision:
1
ERROR: Unable to parse source file : /home/adieumeg/Documents/Repositories/lustrec-tests/vhdl_json/vhdl_files/ghdl/ghdl/testsuite/vests/vhdl-93/ashenden/compliant/ch_16_fg_16_13.vhd
2
ERROR: Parse error at line 35 column 22:
3

    
4
25: -- ---------------------------------------------------------------------
5
26: 
6
27: architecture detailed_timing of counter is
7
28: 
8
29:   signal reset_ipd,                   -- data input port delayed
9
30:     clk_ipd : bit;               -- clock input port delayed
10
31:   signal q_zd : bit_vector(q'range);  -- q output with zero delay
11
32: 
12
33: begin
13
34: 
14
35:   input_port_delay : block is
15
                         ^
16
36:   begin
17
37:     reset_ipd <= reset after tipd_reset;
18
38:     clk_ipd <= clk after tipd_clk;
19
39:   end block input_port_delay;
20
40: 
21
41:   functionality : block is
22
42: 
23
43:                           function increment ( bv : bit_vector ) return bit_vector is
24
44:     variable result : bit_vector(bv'range) := bv;
25
45:     variable carry : bit := '1';
26

    
27
WARN: Missing blame information for the following files:
28
WARN:   * ch_16_fg_16_13.vhd
29
WARN: This may lead to missing/broken features in SonarQube
(326-326/510)