|
1
|
|
|
2
|
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
|
|
3
|
|
|
4
|
-- This file is part of VESTs (Vhdl tESTs).
|
|
5
|
|
|
6
|
-- VESTs is free software; you can redistribute it and/or modify it
|
|
7
|
-- under the terms of the GNU General Public License as published by the
|
|
8
|
-- Free Software Foundation; either version 2 of the License, or (at
|
|
9
|
-- your option) any later version.
|
|
10
|
|
|
11
|
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
|
|
12
|
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
13
|
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
|
14
|
-- for more details.
|
|
15
|
|
|
16
|
-- You should have received a copy of the GNU General Public License
|
|
17
|
-- along with VESTs; if not, write to the Free Software Foundation,
|
|
18
|
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
19
|
|
|
20
|
-- ---------------------------------------------------------------------
|
|
21
|
--
|
|
22
|
-- $Id: ch_15_rf-b.vhd,v 1.2 2001-10-26 16:29:36 paw Exp $
|
|
23
|
-- $Revision: 1.2 $
|
|
24
|
--
|
|
25
|
-- ---------------------------------------------------------------------
|
|
26
|
|
|
27
|
library bv_utilities;
|
|
28
|
|
|
29
|
architecture behavior of reg_file is
|
|
30
|
|
|
31
|
begin
|
|
32
|
|
|
33
|
reg: process ( a1, a2, a3, d3, write_en ) is
|
|
34
|
|
|
35
|
use work.dlx_instr.reg_index,
|
|
36
|
bv_utilities.bv_arithmetic.bv_to_natural;
|
|
37
|
|
|
38
|
constant all_zeros : dlx_word := X"0000_0000";
|
|
39
|
|
|
40
|
type register_array is array (reg_index range 1 to 31) of dlx_word;
|
|
41
|
|
|
42
|
variable register_file : register_array;
|
|
43
|
variable reg_index1, reg_index2, reg_index3 : reg_index;
|
|
44
|
|
|
45
|
begin
|
|
46
|
-- do write first if enabled
|
|
47
|
--
|
|
48
|
if To_bit(write_en) = '1' then
|
|
49
|
reg_index3 := bv_to_natural(To_bitvector(a3));
|
|
50
|
if reg_index3 /= 0 then
|
|
51
|
register_file(reg_index3) := To_X01(d3);
|
|
52
|
end if;
|
|
53
|
end if;
|
|
54
|
--
|
|
55
|
-- read port 1
|
|
56
|
--
|
|
57
|
reg_index1 := bv_to_natural(To_bitvector(a1));
|
|
58
|
if reg_index1 /= 0 then
|
|
59
|
q1 <= register_file(reg_index1) after Tac;
|
|
60
|
else
|
|
61
|
q1 <= all_zeros after Tac;
|
|
62
|
end if;
|
|
63
|
--
|
|
64
|
-- read port 2
|
|
65
|
--
|
|
66
|
reg_index2 := bv_to_natural(To_bitvector(a2));
|
|
67
|
if reg_index2 /= 0 then
|
|
68
|
q2 <= register_file(reg_index2) after Tac;
|
|
69
|
else
|
|
70
|
q2 <= all_zeros after Tac;
|
|
71
|
end if;
|
|
72
|
end process reg;
|
|
73
|
|
|
74
|
end architecture behavior;
|