Project

General

Profile

Download (1.56 KB) Statistics
| Branch: | Tag: | Revision:
1
ERROR: Unable to parse source file : /home/adieumeg/Documents/Repositories/lustrec-tests/vhdl_json/vhdl_files/ghdl/ghdl/testsuite/vests/vhdl-93/ashenden/compliant/ch_15_ctrl-b.vhd
2
ERROR: Parse error at line 73 column 35:
3

    
4
63:                         ifetch <= '1' after Tpd_clk_ctrl;
5
64:                         write_enable <= '0' after Tpd_clk_ctrl;
6
65:                         mem_enable <= '1' after Tpd_clk_ctrl;
7
66:                         -- wait until phi2, then enable IR input
8
67:                         wait until rising_edge(phi2);
9
68:                         ir_latch_en <= '1' after Tpd_clk_ctrl;
10
69:                         -- wait until memory is ready at end of phi2
11
70:                         loop 
12
71:                           wait until falling_edge(phi2);
13
72:                           if To_bit(reset) = '1' then
14
73:                             return;
15
                                      ^
16
74:                           end if;
17
75:                           exit when To_bit(ready) = '1';
18
76:                         end loop;
19
77:                         -- disable IR input and memory control signals
20
78:                         ir_latch_en <= '0' after Tpd_clk_ctrl;
21
79:                         mem_enable <= '0' after Tpd_clk_ctrl;
22
80:                       end procedure bus_instruction_fetch;
23
81: 
24
82:                       procedure bus_data_read ( read_width : in dlx_mem_width ) is
25
83:                       begin
26

    
27
WARN: Missing blame information for the following files:
28
WARN:   * ch_15_ctrl-b.vhd
29
WARN: This may lead to missing/broken features in SonarQube
(263-263/510)