Project

General

Profile

Download (892 Bytes) Statistics
| Branch: | Tag: | Revision:
1
ERROR: Unable to parse source file : /home/adieumeg/Documents/Repositories/lustrec-tests/vhdl_json/vhdl_files/ghdl/ghdl/testsuite/vests/vhdl-93/ashenden/compliant/ch_14_fg_14_12.vhd
2
ERROR: Parse error at line 50 column 20:
3

    
4
40: 
5
41: 
6
42: -- code from book
7
43: 
8
44:                library chip_lib;  use chip_lib.all;
9
45: 
10
46:                configuration down_to_chips of memory_board is
11
47: 
12
48:                  for chip_level
13
49: 
14
50:                    for bank_array
15
                       ^
16
51: 
17
52:                    for nibble_array
18
53: 
19
54:                    for a_DRAM : DRAM
20
55:                    use entity DRAM_4M_by_4(chip_function);
21
56:                end for;
22
57: 
23
58:                end for;
24
59: 
25
60:                end for;
26

    
27
WARN: Missing blame information for the following files:
28
WARN:   * ch_14_fg_14_12.vhd
29
WARN: This may lead to missing/broken features in SonarQube
(251-251/510)