Project

General

Profile

Download (2.04 KB) Statistics
| Branch: | Tag: | Revision:
1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_14_fg_14_12.vhd,v 1.2 2001-10-26 16:29:35 paw Exp $
23
-- $Revision: 1.2 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
library ieee;  use ieee.std_logic_1164.all;
28

    
29
               entity DRAM_4M_by_4 is
30
                 port ( a :  in std_logic_vector(0 to 10);
31
                        d :  inout std_logic_vector(0 to 3);
32
                        cs, we, ras, cas : in std_logic );
33
               end entity DRAM_4M_by_4;
34

    
35

    
36
               architecture chip_function of DRAM_4M_by_4 is
37
               begin
38
                 d <= (others => 'Z');
39
               end architecture chip_function;
40

    
41

    
42
-- code from book
43

    
44
               library chip_lib;  use chip_lib.all;
45

    
46
               configuration down_to_chips of memory_board is
47

    
48
                 for chip_level
49

    
50
                   for bank_array
51

    
52
                   for nibble_array
53

    
54
                   for a_DRAM : DRAM
55
                   use entity DRAM_4M_by_4(chip_function);
56
               end for;
57

    
58
               end for;
59

    
60
               end for;
61

    
62
               -- . . .    -- configurations of other component instances
63

    
64
               end for;
65

    
66
               end configuration down_to_chips;
67

    
68
-- end code from book
(250-250/510)