Project

General

Profile

Download (1.48 KB) Statistics
| Branch: | Tag: | Revision:
1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_14_fg_14_10.vhd,v 1.2 2001-10-26 16:29:35 paw Exp $
23
-- $Revision: 1.2 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
configuration architectural of computer_system is
28

    
29
  for block_level
30

    
31
    -- . . .    -- component configurations for cpu and memory, etc
32

    
33
    for instrumentation
34

    
35
      for cpu_bus_monitor : bus_monitor_pkg.bus_monitor
36
                                             use entity work.bus_monitor(general_purpose)
37
                                             generic map ( verbose => true, dump_stats => true );
38
      end for;
39

    
40
    end for;
41

    
42
  end for;
43

    
44
end configuration architectural;
(247-247/510)