Project

General

Profile

Download (1.5 KB) Statistics
| Branch: | Tag: | Revision:
1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_13_fg_13_24.vhd,v 1.1.1.1 2001-08-22 18:20:48 paw Exp $
23
-- $Revision: 1.1.1.1 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
configuration interlock_control_with_estimates of interlock_control is
28

    
29
  for detailed_timing
30

    
31
  end for;
32

    
33
  -- . . .
34

    
35
end configuration interlock_control_with_estimates;
36

    
37
--------------------------------------------------
38

    
39
configuration interlock_control_with_actual of interlock_control is
40

    
41
  for detailed_timing
42

    
43
    for ex_interlock_gate : nor_gate
44
      generic map ( Tpd01 => 320 ps, Tpd10 => 230 ps );
45
    end for;
46

    
47
    -- . . .
48

    
49
  end for;
50

    
51
end configuration interlock_control_with_actual;
(226-226/510)