Project

General

Profile

Download (944 Bytes) Statistics
| Branch: | Tag: | Revision:
1
ERROR: Unable to parse source file : /home/adieumeg/Documents/Repositories/lustrec-tests/vhdl_json/vhdl_files/ghdl/ghdl/testsuite/vests/vhdl-93/ashenden/compliant/ch_13_fg_13_18.vhd
2
ERROR: Parse error at line 54 column 5:
3

    
4
44: end architecture behavioral;
5
45: 
6
46: -- code from book
7
47: 
8
48: library chips;
9
49: 
10
50: configuration intermediate of single_board_computer is
11
51: 
12
52:   for structural
13
53: 
14
54:     for cpu : processor
15
        ^
16
55:       use entity chips.XYZ3000_cpu(full_function)
17
56:         port map ( clock => clk, addr_data => a_d, -- . . . );
18
57:                    -- not in book
19
58:                    other_port => open );
20
59:       -- end not in book
21
60:     end for;
22
61: 
23
62:     for main_memory : memory
24
63:       use entity work.memory_array(behavioral);
25
64:     end for;
26

    
27
WARN: Missing blame information for the following files:
28
WARN:   * ch_13_fg_13_18.vhd
29
WARN: This may lead to missing/broken features in SonarQube
(212-212/510)