|
1
|
|
|
2
|
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
|
|
3
|
|
|
4
|
-- This file is part of VESTs (Vhdl tESTs).
|
|
5
|
|
|
6
|
-- VESTs is free software; you can redistribute it and/or modify it
|
|
7
|
-- under the terms of the GNU General Public License as published by the
|
|
8
|
-- Free Software Foundation; either version 2 of the License, or (at
|
|
9
|
-- your option) any later version.
|
|
10
|
|
|
11
|
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
|
|
12
|
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
13
|
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
|
14
|
-- for more details.
|
|
15
|
|
|
16
|
-- You should have received a copy of the GNU General Public License
|
|
17
|
-- along with VESTs; if not, write to the Free Software Foundation,
|
|
18
|
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
19
|
|
|
20
|
-- ---------------------------------------------------------------------
|
|
21
|
--
|
|
22
|
-- $Id: ch_13_fg_13_14.vhd,v 1.1.1.1 2001-08-22 18:20:48 paw Exp $
|
|
23
|
-- $Revision: 1.1.1.1 $
|
|
24
|
--
|
|
25
|
-- ---------------------------------------------------------------------
|
|
26
|
|
|
27
|
entity decoder_3_to_8 is
|
|
28
|
generic ( Tpd_01, Tpd_10 : delay_length );
|
|
29
|
port ( s0, s1, s2 : in bit;
|
|
30
|
enable : in bit;
|
|
31
|
y0, y1, y2, y3, y4, y5, y6, y7 : out bit );
|
|
32
|
end entity decoder_3_to_8;
|
|
33
|
|
|
34
|
|
|
35
|
-- not in book
|
|
36
|
|
|
37
|
architecture basic of decoder_3_to_8 is
|
|
38
|
subtype bv_vec3 is bit_vector (2 downto 0);
|
|
39
|
begin
|
|
40
|
|
|
41
|
process (enable, s2, s1, s0) is
|
|
42
|
begin
|
|
43
|
if enable = '0' then
|
|
44
|
(y7, y6, y5, y4, y3, y2, y1, y0) <= bit_vector'("00000000");
|
|
45
|
else
|
|
46
|
case bv_vec3'(s2, s1, s0) is
|
|
47
|
when "000" => (y7, y6, y5, y4, y3, y2, y1, y0) <= bit_vector'("00000001");
|
|
48
|
when "001" => (y7, y6, y5, y4, y3, y2, y1, y0) <= bit_vector'("00000010");
|
|
49
|
when "010" => (y7, y6, y5, y4, y3, y2, y1, y0) <= bit_vector'("00000100");
|
|
50
|
when "011" => (y7, y6, y5, y4, y3, y2, y1, y0) <= bit_vector'("00001000");
|
|
51
|
when "100" => (y7, y6, y5, y4, y3, y2, y1, y0) <= bit_vector'("00010000");
|
|
52
|
when "101" => (y7, y6, y5, y4, y3, y2, y1, y0) <= bit_vector'("00100000");
|
|
53
|
when "110" => (y7, y6, y5, y4, y3, y2, y1, y0) <= bit_vector'("01000000");
|
|
54
|
when "111" => (y7, y6, y5, y4, y3, y2, y1, y0) <= bit_vector'("10000000");
|
|
55
|
end case;
|
|
56
|
end if;
|
|
57
|
end process;
|
|
58
|
|
|
59
|
end architecture basic;
|
|
60
|
|
|
61
|
-- end not in book
|