Project

General

Profile

Download (1.06 KB) Statistics
| Branch: | Tag: | Revision:
1
ERROR: Unable to parse source file : /home/adieumeg/Documents/Repositories/lustrec-tests/vhdl_json/vhdl_files/ghdl/ghdl/testsuite/vests/vhdl-93/ashenden/compliant/ch_08_fg_08_04.vhd
2
ERROR: Parse error at line 32 column 25:
3

    
4
22: -- $Id: ch_08_fg_08_04.vhd,v 1.2 2001-10-26 16:29:34 paw Exp $
5
23: -- $Revision: 1.2 $
6
24: --
7
25: -- ---------------------------------------------------------------------
8
26: 
9
27: -- not in book
10
28: 
11
29: library ieee;  use ieee.std_logic_1164.all;
12
30: 
13
31:                entity phase_locked_clock_gen is
14
32:                  port ( reference : in std_ulogic;
15
                            ^
16
33:                         phi1, phi2 : out std_ulogic );
17
34:                end entity phase_locked_clock_gen;
18
35: 
19
36: 
20
37:                architecture std_cell of phase_locked_clock_gen is
21
38: 
22
39:                  --use work.clock_pkg.Tpw;
23
40:                  use work.clock_pkg.all;
24
41: 
25
42:                begin
26

    
27
WARN: Missing blame information for the following files:
28
WARN:   * ch_08_fg_08_04.vhd
29
WARN: This may lead to missing/broken features in SonarQube
(146-146/510)