Project

General

Profile

Download (1.45 KB) Statistics
| Branch: | Tag: | Revision:
1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_08_ch_08_01.vhd,v 1.2 2001-10-26 16:29:34 paw Exp $
23
-- $Revision: 1.2 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
entity ch_08_01 is
28

    
29
end entity ch_08_01;
30

    
31

    
32
----------------------------------------------------------------
33

    
34

    
35
library ieee;
36

    
37
architecture test of ch_08_01 is
38
begin
39

    
40

    
41
  process_08_1_a : process is
42

    
43
                             -- code from book:
44

    
45
                             variable stored_state : ieee.std_logic_1164.std_ulogic;
46

    
47
                           -- end of code from book
48

    
49
  begin
50

    
51
    wait;
52
  end process process_08_1_a;
53

    
54

    
55
end architecture test;
(130-130/510)