Project

General

Profile

Download (905 Bytes) Statistics
| Branch: | Tag: | Revision:
1
ERROR: Unable to parse source file : /home/adieumeg/Documents/Repositories/lustrec-tests/vhdl_json/vhdl_files/ghdl/ghdl/testsuite/vests/vhdl-93/ashenden/compliant/ch_07_fg_07_15.vhd
2
ERROR: Parse error at line 62 column 47:
3

    
4
52:   signal phi1, phi2 : std_ulogic := '0';
5
53:   -- . . .
6
54: 
7
55:   -- end code from book
8
56: 
9
57: begin
10
58: 
11
59:   -- code from book (in text)
12
60: 
13
61:   gen_phi1 : generate_clock ( phi1, Tperiod => 50 ns, Tpulse => 20 ns,
14
62:                               Tphase => 0 ns );
15
                                                  ^
16
63: 
17
64:   gen_phi2 : generate_clock ( phi2, Tperiod => 50 ns, Tpulse => 20 ns,
18
65:                               Tphase => 25 ns );
19
66: 
20
67:   -- end code from book
21
68: 
22
69: end architecture test;
23
70: 
24

    
25
WARN: Missing blame information for the following files:
26
WARN:   * ch_07_fg_07_15.vhd
27
WARN: This may lead to missing/broken features in SonarQube
(125-125/510)