Project

General

Profile

Download (917 Bytes) Statistics
| Branch: | Tag: | Revision:
1
ERROR: Unable to parse source file : /home/adieumeg/Documents/Repositories/lustrec-tests/vhdl_json/vhdl_files/ghdl/ghdl/testsuite/vests/vhdl-93/ashenden/compliant/ch_05_ch_05_21.vhd
2
ERROR: Parse error at line 82 column 66:
3

    
4
72: 
5
73:   serial_write_gate : entity work.and_gate
6
74:     port map ( i(1) => serial_select,
7
75:                i(2) => write_en,
8
76:                i(3) => bus_clk,
9
77:                y => serial_wr );
10
78: 
11
79:   -- end of code from book
12
80: 
13
81:   stimulus_proc : all_possible_values( bv => test_input,
14
82:                                   delay_between_values => 10 ns );
15
                                                                     ^
16
83: 
17
84:   (serial_select, write_en, bus_clk) <= test_input;
18
85: 
19
86: end architecture test;
20
87: 
21

    
22
WARN: Missing blame information for the following files:
23
WARN:   * ch_05_ch_05_21.vhd
24
WARN: This may lead to missing/broken features in SonarQube
(77-77/510)