|
1
|
|
|
2
|
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
|
|
3
|
|
|
4
|
-- This file is part of VESTs (Vhdl tESTs).
|
|
5
|
|
|
6
|
-- VESTs is free software; you can redistribute it and/or modify it
|
|
7
|
-- under the terms of the GNU General Public License as published by the
|
|
8
|
-- Free Software Foundation; either version 2 of the License, or (at
|
|
9
|
-- your option) any later version.
|
|
10
|
|
|
11
|
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
|
|
12
|
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
13
|
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
|
14
|
-- for more details.
|
|
15
|
|
|
16
|
-- You should have received a copy of the GNU General Public License
|
|
17
|
-- along with VESTs; if not, write to the Free Software Foundation,
|
|
18
|
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
19
|
|
|
20
|
-- ---------------------------------------------------------------------
|
|
21
|
--
|
|
22
|
-- $Id: ch_05_ch_05_07.vhd,v 1.2 2001-10-26 16:29:33 paw Exp $
|
|
23
|
-- $Revision: 1.2 $
|
|
24
|
--
|
|
25
|
-- ---------------------------------------------------------------------
|
|
26
|
|
|
27
|
entity ch_05_07 is
|
|
28
|
|
|
29
|
end entity ch_05_07;
|
|
30
|
|
|
31
|
|
|
32
|
----------------------------------------------------------------
|
|
33
|
|
|
34
|
|
|
35
|
library ieee; use ieee.std_logic_1164.all;
|
|
36
|
|
|
37
|
architecture test of ch_05_07 is
|
|
38
|
|
|
39
|
signal clk, d : std_ulogic;
|
|
40
|
|
|
41
|
constant Tpw_clk : delay_length := 10 ns;
|
|
42
|
constant Tsu : delay_length := 4 ns;
|
|
43
|
|
|
44
|
begin
|
|
45
|
|
|
46
|
|
|
47
|
process_05_3_c : process (clk, d) is
|
|
48
|
begin
|
|
49
|
|
|
50
|
-- code from book:
|
|
51
|
|
|
52
|
if clk'event and (clk = '1' or clk = 'H')
|
|
53
|
and (clk'last_value = '0' or clk'last_value = 'L')
|
|
54
|
then
|
|
55
|
assert d'last_event >= Tsu
|
|
56
|
report "Timing error: d changed within setup time of clk";
|
|
57
|
end if;
|
|
58
|
|
|
59
|
-- end of code from book
|
|
60
|
|
|
61
|
end process process_05_3_c;
|
|
62
|
|
|
63
|
|
|
64
|
----------------
|
|
65
|
|
|
66
|
|
|
67
|
process_05_3_d : process (clk, d) is
|
|
68
|
begin
|
|
69
|
|
|
70
|
-- code from book:
|
|
71
|
|
|
72
|
assert (not clk'event) or clk'delayed'last_event >= Tpw_clk
|
|
73
|
report "Clock frequency too high";
|
|
74
|
|
|
75
|
-- end of code from book
|
|
76
|
|
|
77
|
end process process_05_3_d;
|
|
78
|
|
|
79
|
|
|
80
|
----------------
|
|
81
|
|
|
82
|
|
|
83
|
process_05_3_e : process is
|
|
84
|
begin
|
|
85
|
|
|
86
|
-- code from book:
|
|
87
|
|
|
88
|
wait until clk = '1';
|
|
89
|
|
|
90
|
-- end of code from book
|
|
91
|
|
|
92
|
report "clk changed to '1'";
|
|
93
|
end process process_05_3_e;
|
|
94
|
|
|
95
|
|
|
96
|
----------------
|
|
97
|
|
|
98
|
|
|
99
|
stimulus_05_3_c_d : process is
|
|
100
|
begin
|
|
101
|
|
|
102
|
clk <= '1' after 15 ns,
|
|
103
|
'0' after 30 ns,
|
|
104
|
'1' after 40 ns,
|
|
105
|
'0' after 50 ns,
|
|
106
|
'H' after 60 ns,
|
|
107
|
'0' after 70 ns,
|
|
108
|
'1' after 80 ns,
|
|
109
|
'L' after 90 ns,
|
|
110
|
'H' after 100 ns,
|
|
111
|
'L' after 120 ns,
|
|
112
|
'1' after 125 ns, -- should cause error
|
|
113
|
'0' after 130 ns; -- should cause error
|
|
114
|
|
|
115
|
d <= '1' after 35 ns,
|
|
116
|
'0' after 77 ns, -- should cause error
|
|
117
|
'1' after 102 ns;
|
|
118
|
|
|
119
|
wait;
|
|
120
|
end process stimulus_05_3_c_d;
|
|
121
|
|
|
122
|
|
|
123
|
end architecture test;
|