Project

General

Profile

Download (2.1 KB) Statistics
| Branch: | Tag: | Revision:
1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ap_a_fg_a_02.vhd,v 1.2 2001-10-26 16:29:33 paw Exp $
23
-- $Revision: 1.2 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
entity fg_a_02 is
28

    
29
end entity fg_a_02;
30

    
31

    
32
library ieee;  use ieee.std_logic_1164.all;
33

    
34
architecture test of fg_a_02 is
35

    
36
  signal clk, a, b : std_ulogic;
37

    
38
begin
39

    
40
  stimulus : process is
41
  begin
42
    clk <= '0';  a <= '0';  b <= '0';  wait for 10 ns;
43
    clk <= '1', '0' after 10 ns;  wait for 20 ns;
44
    b <= '1';  wait for 10 ns;
45
    clk <= '1', '0' after 20 ns;  a <= '0' after 10 ns;
46

    
47
    wait;
48
  end process stimulus;
49

    
50

    
51
  b1 : block is
52
               signal q : std_ulogic;
53
  begin
54

    
55
    -- code from book
56

    
57
    process (clk) is
58
                    variable d : std_ulogic;
59
    begin
60
      if a = b then
61
        d := '1';
62
      else
63
        d := '0';
64
      end if;
65
      if rising_edge(clk) then
66
        q <= d;
67
      end if;
68
    end process;
69

    
70
    -- end code from book
71

    
72
  end block b1;
73

    
74

    
75

    
76
  b2 : block is
77
               signal q : std_ulogic;
78
  begin
79

    
80
    -- code from book
81

    
82
    process (clk) is
83
    begin
84
      if rising_edge(clk) then
85
        if a = b then
86
          q <= '1';
87
        else
88
          q <= '0';
89
        end if;
90
      end if;
91
    end process;
92

    
93
    -- end code from book
94

    
95
  end block b2;
96

    
97
end architecture test;
(16-16/510)