|
1
|
|
|
2
|
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
|
|
3
|
|
|
4
|
-- This file is part of VESTs (Vhdl tESTs).
|
|
5
|
|
|
6
|
-- VESTs is free software; you can redistribute it and/or modify it
|
|
7
|
-- under the terms of the GNU General Public License as published by the
|
|
8
|
-- Free Software Foundation; either version 2 of the License, or (at
|
|
9
|
-- your option) any later version.
|
|
10
|
|
|
11
|
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
|
|
12
|
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
13
|
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
|
14
|
-- for more details.
|
|
15
|
|
|
16
|
-- You should have received a copy of the GNU General Public License
|
|
17
|
-- along with VESTs; if not, write to the Free Software Foundation,
|
|
18
|
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
19
|
|
|
20
|
-- ---------------------------------------------------------------------
|
|
21
|
--
|
|
22
|
-- $Id: ch_05_fg_05_09.vhd,v 1.2 2001-10-26 16:29:34 paw Exp $
|
|
23
|
-- $Revision: 1.2 $
|
|
24
|
--
|
|
25
|
-- ---------------------------------------------------------------------
|
|
26
|
|
|
27
|
-- not in book
|
|
28
|
|
|
29
|
entity computer_system is
|
|
30
|
end entity computer_system;
|
|
31
|
|
|
32
|
-- end not in book
|
|
33
|
|
|
34
|
|
|
35
|
architecture abstract of computer_system is
|
|
36
|
|
|
37
|
subtype word is bit_vector(31 downto 0);
|
|
38
|
|
|
39
|
signal address : natural;
|
|
40
|
signal read_data, write_data : word;
|
|
41
|
signal mem_read, mem_write : bit := '0';
|
|
42
|
signal mem_ready : bit := '0';
|
|
43
|
|
|
44
|
begin
|
|
45
|
|
|
46
|
cpu : process is
|
|
47
|
variable instr_reg : word;
|
|
48
|
variable PC : natural;
|
|
49
|
-- . . . -- other declarations
|
|
50
|
begin
|
|
51
|
loop
|
|
52
|
address <= PC;
|
|
53
|
mem_read <= '1';
|
|
54
|
wait until mem_ready = '1';
|
|
55
|
instr_reg := read_data;
|
|
56
|
mem_read <= '0';
|
|
57
|
wait until mem_ready = '0';
|
|
58
|
PC := PC + 4;
|
|
59
|
-- . . . -- execute the instruction
|
|
60
|
end loop;
|
|
61
|
end process cpu;
|
|
62
|
|
|
63
|
memory : process is
|
|
64
|
type memory_array is array (0 to 2**14 - 1) of word;
|
|
65
|
variable store : memory_array := (
|
|
66
|
-- . . .
|
|
67
|
-- not in book
|
|
68
|
0 => X"0000_0000",
|
|
69
|
1 => X"0000_0004",
|
|
70
|
2 => X"0000_0008",
|
|
71
|
3 => X"0000_000C",
|
|
72
|
4 => X"0000_0010",
|
|
73
|
5 => X"0000_0014",
|
|
74
|
others => X"0000_0000"
|
|
75
|
-- end not in book
|
|
76
|
);
|
|
77
|
begin
|
|
78
|
wait until mem_read = '1' or mem_write = '1';
|
|
79
|
if mem_read = '1' then
|
|
80
|
read_data <= store( address / 4 );
|
|
81
|
mem_ready <= '1';
|
|
82
|
wait until mem_read = '0';
|
|
83
|
mem_ready <= '0';
|
|
84
|
else
|
|
85
|
-- . . . -- perform write access
|
|
86
|
end if;
|
|
87
|
end process memory;
|
|
88
|
|
|
89
|
end architecture abstract;
|