1
|
|
2
|
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
|
3
|
|
4
|
-- This file is part of VESTs (Vhdl tESTs).
|
5
|
|
6
|
-- VESTs is free software; you can redistribute it and/or modify it
|
7
|
-- under the terms of the GNU General Public License as published by the
|
8
|
-- Free Software Foundation; either version 2 of the License, or (at
|
9
|
-- your option) any later version.
|
10
|
|
11
|
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
|
12
|
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
13
|
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
14
|
-- for more details.
|
15
|
|
16
|
-- You should have received a copy of the GNU General Public License
|
17
|
-- along with VESTs; if not, write to the Free Software Foundation,
|
18
|
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
19
|
|
20
|
-- ---------------------------------------------------------------------
|
21
|
--
|
22
|
-- $Id: ch_03_fg_03_04.vhd,v 1.3 2001-10-26 16:29:33 paw Exp $
|
23
|
-- $Revision: 1.3 $
|
24
|
--
|
25
|
-- ---------------------------------------------------------------------
|
26
|
|
27
|
entity counter is
|
28
|
port ( clk, reset : in bit; count : out natural );
|
29
|
end entity counter;
|
30
|
|
31
|
architecture behavior of counter is
|
32
|
begin
|
33
|
|
34
|
incrementer : process is
|
35
|
variable count_value : natural := 0;
|
36
|
begin
|
37
|
count <= count_value;
|
38
|
loop
|
39
|
loop
|
40
|
wait until clk = '1' or reset = '1';
|
41
|
exit when reset = '1';
|
42
|
count_value := (count_value + 1) mod 16;
|
43
|
count <= count_value;
|
44
|
end loop;
|
45
|
-- at this point, reset = '1'
|
46
|
count_value := 0;
|
47
|
count <= count_value;
|
48
|
wait until reset = '0';
|
49
|
end loop;
|
50
|
end process incrementer;
|
51
|
|
52
|
end architecture behavior;
|