Project

General

Profile

Download (2 KB) Statistics
| Branch: | Tag: | Revision:
1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_18_ch_18_10.vhd,v 1.2 2001-10-26 16:29:36 paw Exp $
23
-- $Revision: 1.2 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
entity ch_18_10 is
28

    
29
end entity ch_18_10;
30

    
31

    
32
----------------------------------------------------------------
33

    
34

    
35
architecture test of ch_18_10 is
36
begin
37

    
38

    
39
  process is
40

    
41
            use std.textio.all;
42
          variable L : line;
43

    
44
          -- code from book:
45

    
46
          type speed_category is (stopped, slow, fast, maniacal);
47
          variable speed : speed_category;
48

    
49
          -- end of code from book
50

    
51
  begin
52

    
53
    speed := stopped;
54

    
55
    -- code from book:
56

    
57
    write ( L, speed_category'image(speed) );
58

    
59
    -- end of code from book
60

    
61
    writeline(output, L);
62

    
63
    speed := slow;
64
    write ( L, speed_category'image(speed) );
65
    writeline(output, L);
66
    speed := fast;
67
    write ( L, speed_category'image(speed) );
68
    writeline(output, L);
69
    speed := maniacal;
70
    write ( L, speed_category'image(speed) );
71
    writeline(output, L);
72

    
73
    -- code from book:
74

    
75
    readline( input, L );
76
    speed := speed_category'value(L.all);
77

    
78
    -- end of code from book
79

    
80
    wait;
81
  end process;
82

    
83

    
84
end architecture test;
(465-465/534)