Project

General

Profile

Download (2.09 KB) Statistics
| Branch: | Tag: | Revision:
1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_13_fg_13_04.vhd,v 1.1.1.1 2001-08-22 18:20:48 paw Exp $
23
-- $Revision: 1.1.1.1 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
-- not in book
28

    
29
use work.serial_interface_defs.all;
30

    
31
entity microcontroller is
32
end entity microcontroller;
33

    
34
-- end not in book
35

    
36

    
37

    
38
library ieee;  use ieee.std_logic_1164.all;
39

    
40
architecture structure of microcontroller is
41

    
42
  use work.serial_interface_defs.serial_interface;
43

    
44
  -- . . .    -- declarations of other components, signals, etc
45

    
46
  -- not in book
47
  signal buffered_phi1, buffered_phi2, serial_a_select : std_logic;
48
  signal internal_addr : std_logic_vector(1 downto 0);
49
  signal internal_data_bus : data_vector;
50
  signal serial_a_int_req, rx_data_a, tx_data_a : std_logic;
51
  -- end not in book
52

    
53
begin
54

    
55
  serial_a : component serial_interface
56
    port map ( clock_phi1 => buffered_phi1,
57
               clock_phi2 => buffered_phi2,
58
               serial_select => serial_a_select,
59
               reg_address => internal_addr(1 downto 0),
60
               data => internal_data_bus,
61
               interrupt_request => serial_a_int_req,
62
               rx_serial_data => rx_data_a,
63
               tx_serial_data => tx_data_a );
64

    
65
  -- . . .    -- other component instances
66

    
67
end architecture structure;
(385-385/534)