Project

General

Profile

Download (1.39 KB) Statistics
| Branch: | Tag: | Revision:
1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_05_tb_05_12.vhd,v 1.2 2001-10-26 16:29:34 paw Exp $
23
-- $Revision: 1.2 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
entity in_pad is
28
  port ( i : in bit;  z : out bit );
29
end entity in_pad;
30

    
31

    
32
entity reg32 is
33
  port ( en : in bit;  clk : in bit;  d : in bit_vector(31 downto 0);
34
  q : out bit_vector(31 downto 0) );
35
end entity reg32;
36

    
37

    
38
entity adder is
39
  port ( a, b : in bit_vector(31 downto 0);
40
         y : out bit_vector(31 downto 0);
41
	 c : out bit );
42
end entity adder;
43

    
44

    
45
entity filter is
46
end entity filter;
47

    
(217-217/534)