Project

General

Profile

Download (1.47 KB) Statistics
| Branch: | Tag: | Revision:
1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_03_tb_03_04.vhd,v 1.2 2001-10-24 23:30:59 paw Exp $
23
-- $Revision: 1.2 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
entity test_bench_03_04 is
28
end entity test_bench_03_04;
29

    
30
architecture test_counter_behavior of test_bench_03_04 is
31

    
32
  signal clk : bit := '0';
33
  signal count : natural;
34

    
35
begin
36

    
37
  dut : entity work.counter(behavior)
38
    port map ( clk => clk, count => count );
39

    
40
  stimulus : process is
41
  begin
42
    for cycle_count in 1 to 100 loop
43
      wait for 20 ns;
44
      clk <= '1', '0' after 10 ns;
45
    end loop;
46

    
47
    wait;
48
  end process stimulus;
49

    
50
end architecture test_counter_behavior;
(95-95/534)