Project

General

Profile

Download (1.05 KB) Statistics
| Branch: | Tag: | Revision:
1
ERROR: Unable to parse source file : /home/adieumeg/Documents/Repositories/lustrec-tests/vhdl_json/vhdl_files/cnes_guidelines/rule/data/testcases/failed_registers.vhd
2
ERROR: Parse error at line 34 column 7:
3

    
4
24: 
5
25:    -- (not (is_simple_register_of flipflop_0 i_a i_clock))
6
26:    -- (not (is_async_register_of flipflop_0 i_a i_clock))
7
27:    -- (not (is_sync_register_of flipflop_0 i_a i_clock))
8
28:    -- This is still a flipflop, but not one that simply stores 'i_a', instead
9
29:    -- it seems to have an "enable" signal (i_c = '1').
10
30:    process (i_clock)
11
31:    begin
12
32:       o_a <= i_a;
13
33:       if (i_b = '1')
14
34:       begin
15
          ^
16
35:          o_b <= (not i_a);
17
36:          if (rising_edge(i_clock))
18
37:          begin
19
38:             o_c <= flipflop_0;
20
39:             if (i_c = '1')
21
40:             then
22
41:                flipflop_0 <= i_a;
23
42:             end if;
24
43:          end if;
25
44:       else
26

    
27
WARN: Missing blame information for the following files:
28
WARN:   * failed_registers.vhd
29
WARN: This may lead to missing/broken features in SonarQube
(2-2/6)