| 1 |
78957d3d
|
Arnaud Dieumegard
|
ERROR: Unable to parse source file : /home/adieumeg/Documents/Repositories/lustrec-tests/vhdl_json/vhdl_files/ghdl/ghdl/testsuite/vests/vhdl-93/ashenden/compliant/ch_15_dlxtst-v.vhd
|
| 2 |
|
|
ERROR: Parse error at line 105 column 26:
|
| 3 |
|
|
|
| 4 |
|
|
95: ifetch => ifetch_behav,
|
| 5 |
|
|
96: mem_enable => mem_enable_behav, ready => ready_mem );
|
| 6 |
|
|
97:
|
| 7 |
|
|
98: proc_rtl : component dlx
|
| 8 |
|
|
99: port map ( phi1 => phi1, phi2 => phi2, reset => reset, halt => halt_rtl,
|
| 9 |
|
|
100: a => a_rtl, d => d_rtl,
|
| 10 |
|
|
101: width => width_rtl, write_enable => write_enable_rtl,
|
| 11 |
|
|
102: ifetch => ifetch_rtl,
|
| 12 |
|
|
103: mem_enable => mem_enable_rtl, ready => ready_mem );
|
| 13 |
|
|
104:
|
| 14 |
|
|
105: verification_section : block is
|
| 15 |
|
|
^
|
| 16 |
|
|
106: begin
|
| 17 |
|
|
107:
|
| 18 |
|
|
108: fwd_data_from_mem_to_rtl :
|
| 19 |
|
|
109: d_rtl <= d_behav when mem_enable_rtl = '1'
|
| 20 |
|
|
110: and write_enable_rtl = '0' else
|
| 21 |
|
|
111: disabled_dlx_word;
|
| 22 |
|
|
112:
|
| 23 |
|
|
113: monitor : process
|
| 24 |
|
|
114:
|
| 25 |
|
|
115: variable write_command_behav : boolean;
|
| 26 |
|
|
|
| 27 |
|
|
WARN: Missing blame information for the following files:
|
| 28 |
|
|
WARN: * ch_15_dlxtst-v.vhd
|
| 29 |
|
|
WARN: This may lead to missing/broken features in SonarQube
|