Project

General

Profile

Download (1.51 KB) Statistics
| Branch: | Tag: | Revision:
1 d93979b7 Arnaud Dieumegard
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3
4
-- This file is part of VESTs (Vhdl tESTs).
5
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_15_cg-b.vhd,v 1.1.1.1 2001-08-22 18:20:48 paw Exp $
23
-- $Revision: 1.1.1.1 $
24
--
25
-- ---------------------------------------------------------------------
26
27
architecture behavior of clock_gen is
28
29
  constant clock_period : delay_length := 2 * (Tpw + Tps);
30
31
begin
32
33
  reset_driver : 
34
    reset <= '1', '0' after 2.5 * clock_period + Tps;
35
36
  clock_driver : process is
37
  begin
38
    phi1 <= '0';
39
    phi2 <= '0';
40
    wait for clock_period / 2;
41
    loop
42
      phi1 <= '1', '0' after Tpw;
43
      phi2 <= '1' after clock_period / 2,
44
              '0' after clock_period / 2 + Tpw;
45
      wait for clock_period;
46
    end loop;
47
  end process clock_driver;
48
49
end architecture behavior;