1 |
78957d3d
|
Arnaud Dieumegard
|
ERROR: Unable to parse source file : /home/adieumeg/Documents/Repositories/lustrec-tests/vhdl_json/vhdl_files/forth-cpu/tb.vhd
|
2 |
d93979b7
|
Arnaud Dieumegard
|
ERROR: Parse error at line 160 column 30:
|
3 |
|
|
|
4 |
|
|
150: RamCS => RamCS,
|
5 |
|
|
151: MemOE => MemOE,
|
6 |
|
|
152: MemWR => MemWR,
|
7 |
|
|
153: MemAdv => MemAdv,
|
8 |
|
|
154: MemWait => MemWait,
|
9 |
|
|
155: FlashCS => FlashCS,
|
10 |
|
|
156: FlashRp => FlashRp,
|
11 |
|
|
157: MemAdr => MemAdr,
|
12 |
|
|
158: MemDB => MemDB);
|
13 |
|
|
159:
|
14 |
|
|
160: uut_util: work.util.util_tb generic map(clock_frequency => clock_frequency);
|
15 |
|
|
^
|
16 |
|
|
161: uut_vga: work.vga_pkg.vt100_tb generic map(clock_frequency => clock_frequency);
|
17 |
|
|
162:
|
18 |
|
|
163: -- The "io_pins_tb" works correctly, however GHDL 0.29, compiled under
|
19 |
|
|
164: -- Windows, cannot fails to simulate this component correctly, and it
|
20 |
|
|
165: -- crashes. This does not affect the Linux build of GHDL. It has
|
21 |
|
|
166: -- something to do with 'Z' values for std_ulogic types.
|
22 |
|
|
167: --
|
23 |
|
|
168:
|
24 |
|
|
169: uut_io_pins: work.util.io_pins_tb generic map(clock_frequency => clock_frequency);
|
25 |
|
|
170:
|
26 |
|
|
|
27 |
78957d3d
|
Arnaud Dieumegard
|
WARN: Missing blame information for the following files:
|
28 |
|
|
WARN: * tb.vhd
|
29 |
|
|
WARN: This may lead to missing/broken features in SonarQube
|