Project

General

Profile

Download (191 Bytes) Statistics
| Branch: | Tag: | Revision:
1

    
2
library ieee;
3
use ieee.std_logic_1164.all;
4

    
5
entity acomp is
6
    port (x: in std_ulogic; y: out std_ulogic);
7
end entity;
8

    
9
architecture aarch of acomp is
10
begin
11

    
12
    y <= x;
13

    
14
end architecture;
(4-4/8)