Project

General

Profile

Download (1.59 KB) Statistics
| Branch: | Tag: | Revision:
1
library ieee;
2
use ieee.std_logic_1164.all;
3

    
4

    
5
library ieee;
6
use ieee.numeric_std.all;
7

    
8
entity wl_code_table is
9
	port (
10
		clk : in  std_logic;
11
		ra0_data : out std_logic_vector(31 downto 0);
12
		ra0_addr : in  std_logic_vector(3 downto 0)
13
	);
14
end wl_code_table;
15
architecture augh of wl_code_table is
16

    
17
	-- Embedded RAM
18

    
19
	type ram_type is array (0 to 15) of std_logic_vector(31 downto 0);
20
	signal ram : ram_type := ("11111111111111111111111111000100", "00000000000000000000101111100010", "00000000000000000000010010101110", "00000000000000000000001000011010", "00000000000000000000000101001110", "00000000000000000000000010101100", "00000000000000000000000000111010", "11111111111111111111111111100010", "00000000000000000000101111100010", "00000000000000000000010010101110", "00000000000000000000001000011010", "00000000000000000000000101001110", "00000000000000000000000010101100", "00000000000000000000000000111010", "11111111111111111111111111100010", "11111111111111111111111111000100");
21

    
22

    
23
	-- Little utility functions to make VHDL syntactically correct
24
	--   with the syntax to_integer(unsigned(vector)) when 'vector' is a std_logic.
25
	--   This happens when accessing arrays with <= 2 cells, for example.
26

    
27
	function to_integer(B: std_logic) return integer is
28
		variable V: std_logic_vector(0 to 0);
29
	begin
30
		V(0) := B;
31
		return to_integer(unsigned(V));
32
	end;
33

    
34
	function to_integer(V: std_logic_vector) return integer is
35
	begin
36
		return to_integer(unsigned(V));
37
	end;
38

    
39
begin
40

    
41
	-- The component is a ROM.
42
	-- There is no Write side.
43

    
44
	-- The Read side (the outputs)
45

    
46
	ra0_data <= ram( to_integer(ra0_addr) );
47

    
48
end architecture;
(68-68/68)